Logic device/transceiver/encoder

The MC74C4040A has the same pin-out as the standard CMOS MC14040. The device inputs are compatible with standard CMOS outputs; pull-up resistors are included for compatibility with LSTTL outputs. The device consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next flip-flop, with half the frequency at each output of the previous one. The state counter advances once on the negative going edge of the clock input. Reset is asynchronous and active high. Due to internal ripple delays, the state changes of the Q outputs do not occur simultaneously. Therefore, the decoded output signal is prone to decode spikes and may have to be gated with the HC4040A's clock for some designs.

SN74AHCT16245 16-Bit Bus Transceiver with 3-State Outputs

SN74LS367A Hexabus Driver with 3-State Outputs

SN74ABT126 Quad Bus Buffer Gate with Three-State Outputs

Single 2-Input, 0.8V to 2.7V High Speed ​​OR Gate 5-SC70 -40 to 85

SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate

Transceiver, Non-Inverting

SN74LS541 Octal Buffer and Line Driver with 3-State Outputs

SN74LVC1G139 2-Line to 4-Line Decoder